2013-10-25 09:08:21 +01:00
|
|
|
/*
|
2018-09-18 13:26:03 +01:00
|
|
|
* Copyright (c) 2013-2018, ARM Limited and Contributors. All rights reserved.
|
2013-10-25 09:08:21 +01:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2013-10-25 09:08:21 +01:00
|
|
|
*/
|
|
|
|
|
2019-01-23 21:50:09 +00:00
|
|
|
#include <drivers/arm/fvp/fvp_pwrc.h>
|
2018-12-14 00:18:21 +00:00
|
|
|
#include <lib/bakery_lock.h>
|
|
|
|
#include <lib/mmio.h>
|
2019-01-25 14:30:04 +00:00
|
|
|
#include <plat/arm/common/plat_arm.h>
|
2019-01-15 14:19:50 +00:00
|
|
|
#include <platform_def.h>
|
2018-12-14 00:18:21 +00:00
|
|
|
|
2013-10-25 09:08:21 +01:00
|
|
|
/*
|
|
|
|
* TODO: Someday there will be a generic power controller api. At the moment
|
|
|
|
* each platform has its own pwrc so just exporting functions is fine.
|
|
|
|
*/
|
2017-08-23 14:12:59 +01:00
|
|
|
ARM_INSTANTIATE_LOCK;
|
2013-10-25 09:08:21 +01:00
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2014-06-09 12:54:15 +01:00
|
|
|
return PSYSR_WK(fvp_pwrc_read_psysr(mpidr));
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
unsigned int fvp_pwrc_read_psysr(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2014-06-09 12:54:15 +01:00
|
|
|
unsigned int rc;
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-10-25 09:08:21 +01:00
|
|
|
mmio_write_32(PWRC_BASE + PSYSR_OFF, (unsigned int) mpidr);
|
|
|
|
rc = mmio_read_32(PWRC_BASE + PSYSR_OFF);
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-10-25 09:08:21 +01:00
|
|
|
return rc;
|
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
void fvp_pwrc_write_pponr(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-10-25 09:08:21 +01:00
|
|
|
mmio_write_32(PWRC_BASE + PPONR_OFF, (unsigned int) mpidr);
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
void fvp_pwrc_write_ppoffr(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-10-25 09:08:21 +01:00
|
|
|
mmio_write_32(PWRC_BASE + PPOFFR_OFF, (unsigned int) mpidr);
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
void fvp_pwrc_set_wen(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-10-25 09:08:21 +01:00
|
|
|
mmio_write_32(PWRC_BASE + PWKUPR_OFF,
|
|
|
|
(unsigned int) (PWKUPR_WEN | mpidr));
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
void fvp_pwrc_clr_wen(u_register_t mpidr)
|
2013-11-12 16:40:00 +00:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-11-12 16:40:00 +00:00
|
|
|
mmio_write_32(PWRC_BASE + PWKUPR_OFF,
|
|
|
|
(unsigned int) mpidr);
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-11-12 16:40:00 +00:00
|
|
|
}
|
|
|
|
|
2016-06-16 14:52:04 +01:00
|
|
|
void fvp_pwrc_write_pcoffr(u_register_t mpidr)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_get();
|
2013-10-25 09:08:21 +01:00
|
|
|
mmio_write_32(PWRC_BASE + PCOFFR_OFF, (unsigned int) mpidr);
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_release();
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Nothing else to do here apart from initializing the lock */
|
2018-09-18 13:26:03 +01:00
|
|
|
void __init plat_arm_pwrc_setup(void)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_lock_init();
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|