2013-10-25 09:08:21 +01:00
|
|
|
/*
|
2018-02-12 12:36:17 +00:00
|
|
|
* Copyright (c) 2013-2018, ARM Limited and Contributors. All rights reserved.
|
2013-10-25 09:08:21 +01:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2013-10-25 09:08:21 +01:00
|
|
|
*/
|
|
|
|
|
2015-03-19 19:17:53 +00:00
|
|
|
#include <plat_arm.h>
|
2018-02-12 12:36:17 +00:00
|
|
|
#include <platform.h>
|
2015-10-11 14:14:55 +01:00
|
|
|
#include <tbbr_img_def.h>
|
2014-05-14 17:44:19 +01:00
|
|
|
#include "fvp_private.h"
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Perform any BL1 specific platform actions.
|
|
|
|
******************************************************************************/
|
|
|
|
void bl1_early_platform_setup(void)
|
|
|
|
{
|
2015-03-19 19:17:53 +00:00
|
|
|
arm_bl1_early_platform_setup();
|
2014-06-13 14:48:18 +01:00
|
|
|
|
2013-10-30 17:41:48 +00:00
|
|
|
/* Initialize the platform config for future decision making */
|
2014-05-15 14:53:30 +01:00
|
|
|
fvp_config_setup();
|
2013-10-25 09:08:21 +01:00
|
|
|
|
2015-03-19 19:17:53 +00:00
|
|
|
/*
|
2016-02-15 11:54:14 +00:00
|
|
|
* Initialize Interconnect for this cluster during cold boot.
|
2015-03-19 19:17:53 +00:00
|
|
|
* No need for locks as no other CPU is active.
|
|
|
|
*/
|
2016-02-15 11:54:14 +00:00
|
|
|
fvp_interconnect_init();
|
2015-03-19 19:17:53 +00:00
|
|
|
/*
|
2016-02-15 11:54:14 +00:00
|
|
|
* Enable coherency in Interconnect for the primary CPU's cluster.
|
2015-03-19 19:17:53 +00:00
|
|
|
*/
|
2016-02-15 11:54:14 +00:00
|
|
|
fvp_interconnect_enable();
|
2014-04-15 18:08:08 +01:00
|
|
|
}
|