2013-10-25 09:08:21 +01:00
|
|
|
/*
|
2020-01-27 19:37:51 +00:00
|
|
|
* Copyright (c) 2013-2020, ARM Limited and Contributors. All rights reserved.
|
2013-10-25 09:08:21 +01:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2013-10-25 09:08:21 +01:00
|
|
|
*/
|
|
|
|
|
2020-01-27 19:37:51 +00:00
|
|
|
#include <assert.h>
|
|
|
|
#include <common/debug.h>
|
2018-12-14 00:18:21 +00:00
|
|
|
#include <drivers/arm/smmu_v3.h>
|
2020-01-27 19:37:51 +00:00
|
|
|
#include <lib/fconf/fconf.h>
|
2019-01-25 14:30:04 +00:00
|
|
|
#include <plat/arm/common/arm_config.h>
|
|
|
|
#include <plat/arm/common/plat_arm.h>
|
2018-12-14 00:18:21 +00:00
|
|
|
#include <plat/common/platform.h>
|
|
|
|
|
2014-05-14 17:44:19 +01:00
|
|
|
#include "fvp_private.h"
|
2013-10-25 09:08:21 +01:00
|
|
|
|
2020-01-27 19:37:51 +00:00
|
|
|
uintptr_t hw_config_dtb;
|
|
|
|
|
2018-09-18 13:26:03 +01:00
|
|
|
void __init bl31_early_platform_setup2(u_register_t arg0,
|
|
|
|
u_register_t arg1, u_register_t arg2, u_register_t arg3)
|
2013-10-25 09:08:21 +01:00
|
|
|
{
|
2018-01-10 15:59:31 +00:00
|
|
|
arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3);
|
2014-03-27 14:33:15 +00:00
|
|
|
|
2013-10-25 09:08:21 +01:00
|
|
|
/* Initialize the platform config for future decision making */
|
2014-05-15 14:53:30 +01:00
|
|
|
fvp_config_setup();
|
2014-04-24 11:02:16 +01:00
|
|
|
|
2013-10-25 09:08:21 +01:00
|
|
|
/*
|
2016-02-15 11:54:14 +00:00
|
|
|
* Initialize the correct interconnect for this cluster during cold
|
|
|
|
* boot. No need for locks as no other CPU is active.
|
2013-10-25 09:08:21 +01:00
|
|
|
*/
|
2016-02-15 11:54:14 +00:00
|
|
|
fvp_interconnect_init();
|
2015-05-14 14:13:05 +01:00
|
|
|
|
2015-03-19 19:17:53 +00:00
|
|
|
/*
|
2016-02-15 11:54:14 +00:00
|
|
|
* Enable coherency in interconnect for the primary CPU's cluster.
|
2015-05-14 14:13:05 +01:00
|
|
|
* Earlier bootloader stages might already do this (e.g. Trusted
|
|
|
|
* Firmware's BL1 does it) but we can't assume so. There is no harm in
|
|
|
|
* executing this code twice anyway.
|
2015-03-19 19:17:53 +00:00
|
|
|
* FVP PSCI code will enable coherency for other clusters.
|
|
|
|
*/
|
2016-02-15 11:54:14 +00:00
|
|
|
fvp_interconnect_enable();
|
2017-07-18 15:42:50 +01:00
|
|
|
|
2019-08-16 14:15:59 +01:00
|
|
|
/* Initialize System level generic or SP804 timer */
|
|
|
|
fvp_timer_init();
|
|
|
|
|
2019-04-26 12:07:07 +01:00
|
|
|
/* On FVP RevC, initialize SMMUv3 */
|
2018-08-24 16:30:29 +01:00
|
|
|
if ((arm_config.flags & ARM_CONFIG_FVP_HAS_SMMUV3) != 0U)
|
2017-07-18 15:42:50 +01:00
|
|
|
smmuv3_init(PLAT_FVP_SMMUV3_BASE);
|
2020-01-27 19:37:51 +00:00
|
|
|
|
|
|
|
hw_config_dtb = arg2;
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init bl31_plat_arch_setup(void)
|
|
|
|
{
|
|
|
|
arm_bl31_plat_arch_setup();
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For RESET_TO_BL31 systems, BL31 is the first bootloader to run.
|
|
|
|
* So there is no BL2 to load the HW_CONFIG dtb into memory before
|
|
|
|
* control is passed to BL31.
|
|
|
|
*/
|
|
|
|
#if !RESET_TO_BL31 && !BL2_AT_EL3
|
|
|
|
assert(hw_config_dtb != 0U);
|
|
|
|
|
|
|
|
INFO("BL31 FCONF: HW_CONFIG address = %p\n", (void *)hw_config_dtb);
|
|
|
|
fconf_populate("HW_CONFIG", hw_config_dtb);
|
|
|
|
#endif
|
2013-10-25 09:08:21 +01:00
|
|
|
}
|