arm-trusted-firmware/drivers/arm/fvp/fvp_pwrc.c

79 lines
1.7 KiB
C
Raw Normal View History

2013-10-25 09:08:21 +01:00
/*
* Copyright (c) 2013-2018, ARM Limited and Contributors. All rights reserved.
2013-10-25 09:08:21 +01:00
*
* SPDX-License-Identifier: BSD-3-Clause
2013-10-25 09:08:21 +01:00
*/
#include <drivers/arm/fvp/fvp_pwrc.h>
#include <lib/bakery_lock.h>
#include <lib/mmio.h>
#include <plat/arm/common/plat_arm.h>
#include <platform_def.h>
2013-10-25 09:08:21 +01:00
/*
* TODO: Someday there will be a generic power controller api. At the moment
* each platform has its own pwrc so just exporting functions is fine.
*/
ARM_INSTANTIATE_LOCK;
2013-10-25 09:08:21 +01:00
unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
return PSYSR_WK(fvp_pwrc_read_psysr(mpidr));
2013-10-25 09:08:21 +01:00
}
unsigned int fvp_pwrc_read_psysr(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
unsigned int rc;
arm_lock_get();
2013-10-25 09:08:21 +01:00
mmio_write_32(PWRC_BASE + PSYSR_OFF, (unsigned int) mpidr);
rc = mmio_read_32(PWRC_BASE + PSYSR_OFF);
arm_lock_release();
2013-10-25 09:08:21 +01:00
return rc;
}
void fvp_pwrc_write_pponr(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
arm_lock_get();
2013-10-25 09:08:21 +01:00
mmio_write_32(PWRC_BASE + PPONR_OFF, (unsigned int) mpidr);
arm_lock_release();
2013-10-25 09:08:21 +01:00
}
void fvp_pwrc_write_ppoffr(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
arm_lock_get();
2013-10-25 09:08:21 +01:00
mmio_write_32(PWRC_BASE + PPOFFR_OFF, (unsigned int) mpidr);
arm_lock_release();
2013-10-25 09:08:21 +01:00
}
void fvp_pwrc_set_wen(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
arm_lock_get();
2013-10-25 09:08:21 +01:00
mmio_write_32(PWRC_BASE + PWKUPR_OFF,
(unsigned int) (PWKUPR_WEN | mpidr));
arm_lock_release();
2013-10-25 09:08:21 +01:00
}
void fvp_pwrc_clr_wen(u_register_t mpidr)
{
arm_lock_get();
mmio_write_32(PWRC_BASE + PWKUPR_OFF,
(unsigned int) mpidr);
arm_lock_release();
}
void fvp_pwrc_write_pcoffr(u_register_t mpidr)
2013-10-25 09:08:21 +01:00
{
arm_lock_get();
2013-10-25 09:08:21 +01:00
mmio_write_32(PWRC_BASE + PCOFFR_OFF, (unsigned int) mpidr);
arm_lock_release();
2013-10-25 09:08:21 +01:00
}
/* Nothing else to do here apart from initializing the lock */
void __init plat_arm_pwrc_setup(void)
2013-10-25 09:08:21 +01:00
{
arm_lock_init();
2013-10-25 09:08:21 +01:00
}