arm-trusted-firmware/lib/cpus
Eleanor Bonnici 6de9b3364b Cortex-A72: Implement workaround for erratum 859971
Erratum 855971 applies to revision r0p3 or earlier Cortex-A72 CPUs. The
recommended workaround is to disable instruction prefetch.

Change-Id: I7fde74ee2a8a23b2a8a1891b260f0eb909fad4bf
Signed-off-by: Eleanor Bonnici <Eleanor.bonnici@arm.com>
Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
2017-09-07 14:22:02 +01:00
..
aarch32 Cortex-A72: Implement workaround for erratum 859971 2017-09-07 14:22:02 +01:00
aarch64 Cortex-A72: Implement workaround for erratum 859971 2017-09-07 14:22:02 +01:00
cpu-ops.mk Cortex-A72: Implement workaround for erratum 859971 2017-09-07 14:22:02 +01:00
errata_report.c Resolve signed-unsigned comparison issues 2017-06-27 09:57:21 +01:00