Xing Zheng ae7a93521f rockchip: rk3399: sperate the BL31 parameters for sharing ... Maybe the coreboot will reference the BL31 parameters (e.g the TZRAM_BASE and TZRAM_SIZE for DDR secure regions), we can split them and don't have to hardcode the range in two places. Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>		2017-02-24 20:07:44 +08:00
..
addressmap_shared.h	rockchip: Clean up header and referenced files	2017-02-24 20:07:44 +08:00
bl31_param.h	rockchip: rk3399: sperate the BL31 parameters for sharing	2017-02-24 20:07:44 +08:00
dram_regs.h	rockchip: Clean up header and referenced files	2017-02-24 20:07:44 +08:00
m0_param.h	rk3399: dram: use PMU M0 to do ddr frequency scaling	2017-02-24 20:07:44 +08:00
misc_regs.h	rockchip: Clean up header and referenced files	2017-02-24 20:07:44 +08:00
pmu_bits.h	rockchip: Clean up header and referenced files	2017-02-24 20:07:44 +08:00
pmu_regs.h	rockchip: Clean up header and referenced files	2017-02-24 20:07:44 +08:00