Andre Przywara b75dc0e41c Add workaround for ARM Cortex-A53 erratum 855873 ... ARM erratum 855873 applies to all Cortex-A53 CPUs. The recommended workaround is to promote "data cache clean" instructions to "data cache clean and invalidate" instructions. For core revisions of r0p3 and later this can be done by setting a bit in the CPUACTLR_EL1 register, so that hardware takes care of the promotion. As CPUACTLR_EL1 is both IMPLEMENTATION DEFINED and can be trapped to EL3, we set the bit in firmware. Also we dump this register upon crashing to provide more debug information. Enable the workaround for the Juno boards. Change-Id: I3840114291958a406574ab6c49b01a9d9847fec8 Signed-off-by: Andre Przywara <andre.przywara@arm.com>		2017-03-20 10:57:46 +00:00
..
aem_generic.h	Add CPU specific power management operations	2014-08-20 19:14:31 +01:00
cortex_a35.h	Add support for ARM Cortex-A35 processor	2016-01-12 09:25:12 +00:00
cortex_a53.h	Add workaround for ARM Cortex-A53 erratum 855873	2017-03-20 10:57:46 +00:00
cortex_a57.h	Tegra: enable ECC/Parity protection for Cortex-A57 CPUs	2017-02-28 08:50:01 -08:00
cortex_a72.h	bl31: Add error reporting registers	2016-07-12 08:05:10 -07:00
cortex_a73.h	bl31: Add error reporting registers	2016-07-12 08:05:10 -07:00
cpu_macros.S	Report errata workaround status to console	2017-01-30 14:53:19 +00:00
denver.h	cpus: denver: disable DCO operations from platform code	2017-02-23 10:50:31 -08:00