arm-trusted-firmware/drivers/marvell
Alex Leibovich b81444e843 ddr_phy: use smc calls to access ddr phy registers
Added smc calls support to access ddr phy registers.

Change-Id: Ibaa0a8e20b6398ab394c7e2e9ea61f9a28cdb870
Signed-off-by: Alex Leibovich <alexl@marvell.com>
Reviewed-on: https://sj1git1.cavium.com/20791
Tested-by: Kostya Porotchkin <kostap@marvell.com>
Reviewed-by: Kostya Porotchkin <kostap@marvell.com>
2021-04-20 12:59:34 +02:00
..
comphy drivers: marvell: comphy-a3700: Set TXDCLK_2X_SEL bit during PCIe initialization 2021-04-06 21:14:07 +02:00
mc_trustzone Sanitise includes across codebase 2019-01-04 10:43:17 +00:00
mg_conf_cm3 drivers: marvell: mg_conf_cm3: pass comphy lane number to AP FW 2020-07-10 10:55:09 +00:00
mochi drivers/marvell/mochi: add support for cn913x in PCIe EP mode 2021-02-11 09:43:18 +00:00
secure_dfx_access drivers: marvell: thermal: use dedicated function for thermal SiPs 2021-04-20 12:59:23 +02:00
uart marvell: uart: a3720: Increase TX FIFO EMPTY timeout from 2ms to 3ms 2021-02-16 11:56:24 +01:00
amb_adec.c Sanitise includes across codebase 2019-01-04 10:43:17 +00:00
ap807_clocks_init.c ble: ap807: improve PLL configuration sequence 2020-06-07 00:06:03 +02:00
cache_llc.c drivers: marvell: Fix the LLC SRAM driver 2020-07-10 10:55:33 +00:00
ccu.c plat: marvell: armada: add ccu window for workaround errata-id 3033912 2020-10-04 15:23:29 +02:00
comphy.h Standardise header guards across codebase 2018-11-08 10:20:19 +00:00
ddr_phy_access.c ddr_phy: use smc calls to access ddr phy registers 2021-04-20 12:59:34 +02:00
ddr_phy_access.h ddr_phy: use smc calls to access ddr phy registers 2021-04-20 12:59:34 +02:00
gwin.c Sanitise includes across codebase 2019-01-04 10:43:17 +00:00
io_win.c Sanitise includes across codebase 2019-01-04 10:43:17 +00:00
iob.c marvell: drivers: move XOR0/1 DIOB from WIN 0 to 1 2021-02-11 09:43:18 +00:00
mci.c plat: marvell: mci: perform mci link tuning for all mci interfaces 2020-06-07 00:06:03 +02:00
thermal.c Sanitise includes across codebase 2019-01-04 10:43:17 +00:00