arm-trusted-firmware/plat/marvell/armada/a8k/common/ble
Konstantin Porotchkin 109873cf4a plat/marvell: cn913x: allow CP1/CP2 mapping at BLE stage
Map IO WIN to CP1 and CP2 at all stages including the BLE.
Do not map CP1/CP2 if CP_NUM is lower than 2 and 3 accordingly.
This patch allows access to CP1/CP2 internal registers at
BLE stage if CP1/CP2 are connected.

Signed-off-by: Konstantin Porotchkin <kostap@marvell.com>
Change-Id: Icf9ffdf2e9e3cdc2a153429ffd914cc0005f9eca
Reviewed-on: https://sj1git1.cavium.com/c/IP/SW/boot/atf/+/36939
Tested-by: sa_ip-sw-jenkins <sa_ip-sw-jenkins@marvell.com>
Reviewed-by: Stefan Chulski <stefanc@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
Reviewed-by: Yi Guo <yi.guo@cavium.com>
Reviewed-by: Ofer Heifetz <oferh@marvell.com>
2021-02-25 09:59:17 +00:00
..
ble.ld.S marvell: armada: add extra level in marvell platform hierarchy 2020-06-07 00:06:03 +02:00
ble.mk plat/marvell: cn913x: allow CP1/CP2 mapping at BLE stage 2021-02-25 09:59:17 +00:00
ble_main.c marvell: armada: add extra level in marvell platform hierarchy 2020-06-07 00:06:03 +02:00
ble_mem.S marvell: armada: add extra level in marvell platform hierarchy 2020-06-07 00:06:03 +02:00