Rajan Vaja e1e5b1339b fix(plat/xilinx/versal/include): correct IPI buffer offset ... Use proper offset for IPI data based on offset for IPI0 channel. Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Abhyuday Godhasara <abhyuday.godhasara@xilinx.com> Change-Id: I3070517944dd353c3733aa595df0da030127751a		2021-05-25 07:02:49 -07:00
..
aarch64	xilinx: versal: PLM to ATF handover	2020-01-23 03:01:22 -07:00
include	fix(plat/xilinx/versal/include): correct IPI buffer offset	2021-05-25 07:02:49 -07:00
pm_service	plat: send an sgi to communicate to linux	2021-04-22 22:47:17 +02:00
bl31_versal_setup.c	plat: xilinx: Error management support	2021-04-22 22:47:12 +02:00
plat_psci.c	plat: xilinx: versal: Mark IPI calls secure/non-secure	2021-03-19 07:47:12 -07:00
plat_topology.c	arm64: versal: Add support for new Xilinx Versal ACAPs	2018-11-09 15:06:53 +05:30
plat_versal.c	plat: xilinx: Fix non-MISRA compliant code	2021-01-10 20:48:09 -07:00
platform.mk	plat: xilinx: versal: Add the IPI CRC checksum macro support	2021-04-21 12:19:32 +02:00
sip_svc_setup.c	xilinx: versal: enable ipi mailbox service	2020-01-15 11:02:37 -08:00
versal_gicv3.c	plat: xilinx: versal: Move versal_private.h to include directory	2020-01-15 11:01:28 -08:00
versal_ipi.c	xilinx: Add support to send PM API to PMC using IPI for versal	2020-01-15 11:01:37 -08:00