This patch adds macros suitable for programming the Advanced SIMD/Floating-point (only Cortex-A53), CPU and L2 dynamic retention control policy in the CPUECTLR_EL1 and L2ECTLR registers. Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
||
---|---|---|
.. | ||
aem_generic.h | ||
cortex_a53.h | ||
cortex_a57.h | ||
cortex_a72.h | ||
cpu_macros.S | ||
denver.h |