Louis Mayencourt f1be00da0b Use correct type when reading SCR register ... The Secure Configuration Register is 64-bits in AArch64 and 32-bits in AArch32. Use u_register_t instead of unsigned int to reflect this. Change-Id: I51b69467baba36bf0cfaec2595dc8837b1566934 Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com>		2020-01-28 11:10:48 +00:00
..
board	Merge "Unify type of "cpu_idx" across PSCI module." into integration	2020-01-10 19:39:17 +00:00
common	Use correct type when reading SCR register	2020-01-28 11:10:48 +00:00
css	Unify type of "cpu_idx" across PSCI module.	2020-01-10 17:11:51 +00:00
soc/common	plat/arm: Sanitise includes	2019-01-25 16:04:10 +00:00