2017-08-03 16:04:46 +01:00
|
|
|
/*
|
2020-05-29 20:17:38 +01:00
|
|
|
* Copyright (c) 2017-2020, ARM Limited and Contributors. All rights reserved.
|
2017-08-03 16:04:46 +01:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#ifndef CORTEX_A76_H
|
|
|
|
#define CORTEX_A76_H
|
2017-08-03 16:04:46 +01:00
|
|
|
|
2019-02-11 13:34:15 +00:00
|
|
|
#include <lib/utils_def.h>
|
|
|
|
|
2017-08-03 16:04:46 +01:00
|
|
|
/* Cortex-A76 MIDR for revision 0 */
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A76_MIDR U(0x410fd0b0)
|
2017-08-03 16:04:46 +01:00
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Extended Control register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A76_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A76_CPUECTLR_EL1 S3_0_C15_C1_4
|
2017-08-03 16:04:46 +01:00
|
|
|
|
2019-02-25 11:37:38 +00:00
|
|
|
#define CORTEX_A76_CPUECTLR_EL1_WS_THR_L2 (ULL(3) << 24)
|
2019-05-01 09:43:18 +01:00
|
|
|
#define CORTEX_A76_CPUECTLR_EL1_BIT_51 (ULL(1) << 51)
|
2019-02-25 11:37:38 +00:00
|
|
|
|
2018-05-16 09:59:54 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Auxiliary Control register specific definitions.
|
|
|
|
******************************************************************************/
|
2019-02-25 15:17:44 +00:00
|
|
|
#define CORTEX_A76_CPUACTLR_EL1 S3_0_C15_C1_0
|
|
|
|
|
|
|
|
#define CORTEX_A76_CPUACTLR_EL1_DISABLE_STATIC_PREDICTION (ULL(1) << 6)
|
|
|
|
|
2019-05-01 09:43:18 +01:00
|
|
|
#define CORTEX_A76_CPUACTLR_EL1_BIT_13 (ULL(1) << 13)
|
|
|
|
|
2018-05-16 09:59:54 +01:00
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1 S3_0_C15_C1_1
|
|
|
|
|
2020-05-29 20:17:38 +01:00
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1_BIT_2 (ULL(1) << 2)
|
|
|
|
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1_DISABLE_LOAD_PASS_STORE (ULL(1) << 16)
|
2018-05-16 09:59:54 +01:00
|
|
|
|
2019-05-01 09:43:18 +01:00
|
|
|
#define CORTEX_A76_CPUACTLR3_EL1 S3_0_C15_C1_2
|
|
|
|
|
|
|
|
#define CORTEX_A76_CPUACTLR3_EL1_BIT_10 (ULL(1) << 10)
|
|
|
|
|
|
|
|
|
2017-08-03 16:04:46 +01:00
|
|
|
/* Definitions of register field mask in CORTEX_A76_CPUPWRCTLR_EL1 */
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A76_CORE_PWRDN_EN_MASK U(0x1)
|
2017-08-03 16:04:46 +01:00
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#endif /* CORTEX_A76_H */
|