2015-07-16 07:06:33 +01:00
|
|
|
#
|
2018-10-19 19:42:28 +01:00
|
|
|
# Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
2018-05-17 19:10:13 +01:00
|
|
|
# Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
|
2015-07-16 07:06:33 +01:00
|
|
|
#
|
2017-05-03 09:38:09 +01:00
|
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
2015-07-16 07:06:33 +01:00
|
|
|
#
|
|
|
|
|
2015-07-31 05:45:41 +01:00
|
|
|
TZDRAM_BASE := 0xF5C00000
|
2015-07-16 07:06:33 +01:00
|
|
|
$(eval $(call add_define,TZDRAM_BASE))
|
|
|
|
|
|
|
|
PLATFORM_CLUSTER_COUNT := 1
|
|
|
|
$(eval $(call add_define,PLATFORM_CLUSTER_COUNT))
|
|
|
|
|
|
|
|
PLATFORM_MAX_CPUS_PER_CLUSTER := 2
|
|
|
|
$(eval $(call add_define,PLATFORM_MAX_CPUS_PER_CLUSTER))
|
|
|
|
|
2015-09-09 06:59:24 +01:00
|
|
|
MAX_XLAT_TABLES := 3
|
|
|
|
$(eval $(call add_define,MAX_XLAT_TABLES))
|
|
|
|
|
|
|
|
MAX_MMAP_REGIONS := 8
|
|
|
|
$(eval $(call add_define,MAX_MMAP_REGIONS))
|
|
|
|
|
2019-01-18 00:36:23 +00:00
|
|
|
# platform files
|
|
|
|
PLAT_INCLUDES += -Iplat/nvidia/tegra/include/t132
|
|
|
|
|
2020-02-26 22:52:01 +00:00
|
|
|
BL31_SOURCES += ${TEGRA_GICv2_SOURCES} \
|
|
|
|
drivers/ti/uart/aarch64/16550_console.S \
|
2017-11-15 23:46:38 +00:00
|
|
|
lib/cpus/aarch64/denver.S \
|
2019-06-13 23:32:11 +01:00
|
|
|
${TEGRA_DRIVERS}/flowctrl/flowctrl.c \
|
|
|
|
${TEGRA_DRIVERS}/memctrl/memctrl_v1.c \
|
2020-02-26 22:52:01 +00:00
|
|
|
${TEGRA_DRIVERS}/pmc/pmc.c \
|
2015-07-16 07:06:33 +01:00
|
|
|
${SOC_DIR}/plat_psci_handlers.c \
|
2015-09-03 10:02:44 +01:00
|
|
|
${SOC_DIR}/plat_sip_calls.c \
|
2015-07-16 07:06:33 +01:00
|
|
|
${SOC_DIR}/plat_setup.c \
|
|
|
|
${SOC_DIR}/plat_secondary.c
|