2019-12-09 20:02:22 +00:00
|
|
|
/*
|
2022-01-20 06:01:04 +00:00
|
|
|
* Copyright (c) 2021-2022, Arm Limited. All rights reserved.
|
2019-12-09 20:02:22 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
2021-05-18 21:23:31 +01:00
|
|
|
#ifndef CORTEX_X2_H
|
|
|
|
#define CORTEX_X2_H
|
2019-12-09 20:02:22 +00:00
|
|
|
|
2021-05-18 21:23:31 +01:00
|
|
|
#define CORTEX_X2_MIDR U(0x410FD480)
|
2019-12-09 20:02:22 +00:00
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Extended Control register specific definitions
|
|
|
|
******************************************************************************/
|
2021-05-18 21:23:31 +01:00
|
|
|
#define CORTEX_X2_CPUECTLR_EL1 S3_0_C15_C1_4
|
2022-01-20 06:01:04 +00:00
|
|
|
#define CORTEX_X2_CPUECTLR_EL1_PFSTIDIS_BIT (ULL(1) << 8)
|
2019-12-09 20:02:22 +00:00
|
|
|
|
2021-12-03 17:27:33 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Extended Control register 2 specific definitions
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_X2_CPUECTLR2_EL1 S3_0_C15_C1_5
|
|
|
|
|
|
|
|
#define CORTEX_X2_CPUECTLR2_EL1_PF_MODE_SHIFT U(11)
|
|
|
|
#define CORTEX_X2_CPUECTLR2_EL1_PF_MODE_WIDTH U(4)
|
|
|
|
#define CORTEX_X2_CPUECTLR2_EL1_PF_MODE_CNSRV ULL(0x9)
|
|
|
|
|
2019-12-09 20:02:22 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Power Control register specific definitions
|
|
|
|
******************************************************************************/
|
2021-05-18 21:23:31 +01:00
|
|
|
#define CORTEX_X2_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
|
|
#define CORTEX_X2_CPUPWRCTLR_EL1_CORE_PWRDN_BIT U(1)
|
2019-12-09 20:02:22 +00:00
|
|
|
|
2021-12-01 23:40:39 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Auxiliary Control Register 5 definitions
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_X2_CPUACTLR5_EL1 S3_0_C15_C8_0
|
|
|
|
|
2022-01-20 06:42:05 +00:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Implementation Specific Selected Instruction registers
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_X2_IMP_CPUPSELR_EL3 S3_6_C15_C8_0
|
|
|
|
#define CORTEX_X2_IMP_CPUPCR_EL3 S3_6_C15_C8_1
|
|
|
|
#define CORTEX_X2_IMP_CPUPOR_EL3 S3_6_C15_C8_2
|
|
|
|
#define CORTEX_X2_IMP_CPUPMR_EL3 S3_6_C15_C8_3
|
|
|
|
|
2021-05-18 21:23:31 +01:00
|
|
|
#endif /* CORTEX_X2_H */
|