Varun Wadekar d5bd0de627 Tegra: memctrl_v2: platform handler for TZDRAM settings ... The Tegra memctrl driver sets up the TZDRAM fence during boot and system suspend exit. This patch provides individual platforms with handlers to perform platform specific steps, e.g. enable encryption, save base/size to secure scratch registers. Change-Id: Ifaa2e0eac20b50f77ec734256544c36dd511bd63 Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>		2019-01-23 10:32:46 -08:00
..
drivers	Tegra186: mce: get the "right" uncore command/response bits	2019-01-23 10:31:13 -08:00
plat_memctrl.c	Tegra: memctrl_v2: platform handler for TZDRAM settings	2019-01-23 10:32:46 -08:00
plat_psci_handlers.c	Tegra186: sanity check target cluster during core power on	2019-01-23 10:32:20 -08:00
plat_secondary.c	Tegra186: secondary: fix MISRA violations for Rules 8.6, 11.1	2019-01-23 10:32:41 -08:00
plat_setup.c	Tegra186: setup: Fix MISRA Rule 8.4 violation	2019-01-23 10:32:18 -08:00
plat_sip_calls.c	Tegra186: sip_calls: fix defects flagged by MISRA scan	2019-01-18 09:09:15 -08:00
plat_smmu.c	Tegra: memctrl_v2: platform handlers to program MSS	2019-01-23 10:30:54 -08:00
plat_trampoline.S	Tegra186: secondary: fix MISRA violations for Rules 8.6, 11.1	2019-01-23 10:32:41 -08:00
platform_t186.mk	Tegra: smmu: add a hook to get number of devices	2019-01-18 09:21:50 -08:00