Derek Basehore 5a5dc61713 rockchip: rk3399: Fix CAS latency setting ... The F1 CAS latency setting was not bit shifted, which resulted in setting the DRAM additive latency value instead. Signed-off-by: Derek Basehore <dbasehore@chromium.org>		2017-02-24 20:07:45 +08:00
..
common	rk3399: dram: use PMU M0 to do ddr frequency scaling	2017-02-24 20:07:44 +08:00
rk3368	Use #ifdef for IMAGE_BL* instead of #if	2017-01-24 01:01:21 +09:00
rk3399	rockchip: rk3399: Fix CAS latency setting	2017-02-24 20:07:45 +08:00