Boon Khai Ng 39f262cfb4 build(intel): enable access to on-chip ram in BL31 for N5X ... This adds the ncore ccu access and enable access to the on-chip ram for N5X device in BL31. Signed-off-by: Boon Khai Ng <boon.khai.ng@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I713f6e93d33b6e91705547477ca32cfba5c8c13d		2022-03-09 09:14:26 +08:00
..
aarch64	intel: Implement platform specific system reset 2	2019-12-30 10:17:04 +08:00
drivers	build(intel): enable access to on-chip ram in BL31 for N5X	2022-03-09 09:14:26 +08:00
include	fix(intel): make FPGA memory configurations platform specific	2022-03-09 09:14:21 +08:00
sip	fix(intel): fix ECC Double Bit Error handling	2022-03-09 09:14:16 +08:00
soc	build(intel): add N5X as a new Intel platform	2022-03-09 09:14:03 +08:00
bl2_plat_mem_params_desc.c	intel: Platform common code refactor	2019-08-01 16:39:27 +08:00
socfpga_delay_timer.c	plat: intel: Additional instruction required to enable global timer	2020-06-08 22:03:54 +00:00
socfpga_image_load.c	intel: Implement platform specific system reset 2	2019-12-30 10:17:04 +08:00
socfpga_psci.c	fix(intel): fix ECC Double Bit Error handling	2022-03-09 09:14:16 +08:00
socfpga_sip_svc.c	fix(intel): fix ECC Double Bit Error handling	2022-03-09 09:14:16 +08:00
socfpga_storage.c	intel: Refactor common platform code [2/5]	2019-11-28 12:47:58 +08:00
socfpga_topology.c	intel: Platform common code refactor	2019-08-01 16:39:27 +08:00